Prabath Wijethilaka
View My CV

Prabath Wijethilaka

Electronic and Telecommunication Engineering

Hardware Accelerated Systems Engineer - Internship @ London Stock Exchange Group

I am Prabath Wijethilaka, a Final Year undergraduate student in Electronic and Telecommunication Engineering at the University of Moratuwa, skilled in digital electronics and communications.

FPGA Hardware Accelerated SystemsComputer ArchitectureEmbedded SystemsFull Stack DevelopmentAI & ML
Featured

SLMs on Edge - FPGA Accelerator for Qwen3 SLM Inference

1st Runners-Up at DVCon India 2025 - Custom accelerator for full Qwen3 inference pipeline on RISC-V SoC

FPGARISC-VSystemVerilog
View Project
Latest Achievement

1st Runners-Up | DVCon India 2025 – International Design Contest

SLMs on Edge – A lightweight FPGA-based systolic array accelerator and bare-metal inference engine designed to run the full Qwen3 pipeline on the VEGA AT1051 RISC-V SoC.

September 2025

Latest News

Awarded 1st Runners-Up at DVCon India 2025

Our project "SLMs on Edge" secured 1st Runners-Up position at the DVCon India 2025 Design Contest, competing against top university and industry teams.

Achievement

Prabath Wijethilaka

Final Year Electronic & Telecommunication Engineering undergraduate specializing in FPGA Design, RISC-V, and Hardware Acceleration.

Quick Links

  • Home
  • Projects
  • CV
  • News
  • Achievements

Get In Touch

  • prabathwijethilaka50@gmail.com
  • @PrabathBK
  • LinkedIn Profile
  • Facebook Profile
  • Instagram Profile

© 2025 Prabath Wijethilaka. All rights reserved.